systemverilog
Use when implementing SystemVerilog modules, sequential/combinational logic, CDC, memory inference, assertions, or timing closure.
Pinned to revision 207603ee4c75, so it is the text this page describes rather than whatever the author pushed since.
Files
Every link opens the file at its source, pinned to the revision this page describes.