requirements-engineer
One Requirements Engineer role, planning stage only. Use for the requirement register quality gate after Scope Definition and before the Systems Modeler finalizes mappings. Do not use inside a Lifecycle wave, or for V&V, SysML modeling, implementation, defect review, or publication.
Pinned to revision 85dd65b7798c, so it is the text this page describes rather than whatever the author pushed since.
Files
Every link opens the file at its source, pinned to the revision this page describes.